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The conception/completion/distribution of an Integrated circuit
idea is the heart of HSIC (application-specific Integrated circuit )
technology. Completing the transformation of an idea to the design
before the market window closes is the designers greatest concern.
The evolution of sophisticated computer-aided design tools has
enabled functional simulation of analog end digital together within
hours. H description of the latest software methodologies is presented
through an eHemple of a possible RSIC implementation.
Sometimes the most perfect ideas come at just the wrong
time... end sometimes they don’t. in the microelectronic industry,
timing is everything. One of those Hewiet Packard ‘What if’s’ could be
the answer to success. Innovative ideas have a lifespan that
technology can take advantage of. There can be no waiting for a
response from Ihe patent office, the decision to sell the idea or build a
facility to anticipate product demand must be done quickly. Present
technology has made it possible to deliver complicated It’s in less
than one month- application-specific integrated circuits just waiting
for an Idea. Engineers can organize parts once available only
discretely, Into systems uniquely defined to a specific function. H
product whose physical size limitations would have made it impracticle
previously, can be condensed into a homogeneous unit.
The Increasing availability of process technology for building
chips with design rules of 1.25 urn and less has made available a
generation of digital chips that Integrate a daunting number of circuit
functions. Rs chips grow more highly integrated, they look more and
more like systems than components. Sophisticated design, simulation,
end layout tools are required to meet the demands of high density
Integration. The revolution created by the world of computer-aided
design Is gluing designers far greater fieHibility in implementing an
idea.
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Application-Specific Integrated Circuits (ASIC) are
computer-customized semiconductors tailored to the unique
applications of customers. Considered the fastest growing segment of
the semiconductor industry, RSICs will account for at least $10 billion
in sales by 1990, end represent more than 25 percent of the entire
semiconductor industry. Continued success In ASICs will be limited to
suppliers who recognize the value of computer-aided design (CAD)
tools. User-friendly Integrated design tools will allow the production
of a wide range of circuits- — from a few thousand gates of logic to the
Integration of compleK computer systems (microprocessor, memory,
logic) onto silicon.
Three digital ASIC design methods have evolved; metal mask
programmable gate arrays, cell-based solutions, end a concept known
as silicon compilation, with the object of producing designs from high
level description.
~k~D air~ ~ xrn~lD.)DQ ~$t~ ~irrr~j~~ require one
masking operation for Interconnections by which chip performance is
determined. They consist of prefabricated arrays of standard logic
g tes structured for use as RAMs, RUMS end Multipliers. They are the
simplest and quickest to manufacture but usually consume the largest
amount of silicon.
~flD—Q~z~cIJ UDOfl~ixi~ are usually semi-custom to full custom
layouts of eech component In the library requiring sophisticated
simulation routines to guarantee desired operation the first time. They
tend to be most efficient in silicon consumption end are usually limited
by process technology or package considerations.
~ll)fl~Lxri ~EU~tT~ are knowledge based systems which can
Incorporate the above solutions into a fluent arrangement. They are
distinguished by their fleHlbiiity. A designer might need an arithmetic
logic unit, a register file, a shifter and other elements to work at a
specific clock rate within a number of busses. The compiler would
arrange an efficient layout using both gate arrays and cell-based
solutions.
All three design methodologies have been incorporated into a
Modular Design Environment TM which accomplishes system-scale
Integration. This new generation of CAD system Integrates schematic
entry, behavioral simulation, multi-chip simulation, end floorplanning
into a single system design capability.
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~ ~1D2l7~J Is probablLj the most difficult pert of the
process requiring the user to master a series of commands in order to
Input the design. VLSI circuits require very accurate modeling of the
interconnections. Each first or second level metal segment, pie,
contact, and polysilicon gate Is calculated, and Individual
Interconnection delays must be analyzed. HCMOS (High-performance
CMOS) technology can support tens of thousands of sub-nanosecond
gates, but interconnection delays can be appreciable with very high
circuit speeds, fine line metelization, and large chips.
1~1DflcDtN!1fl &~flEflXUi~tflcDtD~ Circuits are described and simulated
at a higher level than at the individual component level. Simulation
times are reduced because system port parameters representing the
combined effects of the components require far less storage and
compilation time. Physically reellzeable networks of macrocells and
megacells replace detailed circuit descriptions.
~KnD2fl~3ti~ifltj’ ~fl nO. OCDtl~ A designer must be able to simulate a
number of Its together. The present high power 32-bit workstations
run at 2-5 MIPS (million Instructions per second) with a capability of
synthesizing an entire system simulation in less than an hour.
~ The designer must confirm the feasibility of
laying out the desIgn In the desired chip size and verify that the
resulting delays are satisfactory.
A desigoer must choose whether to Implement the entire design
on one chip or split It up into several chips. The Design Assistant ~
enables the designer to make basic tradeoffs early in the design cycle.
The purpose of the Design Assistant Is to provide a quick, easy route to
developing a product from the basic take-off point—a tool for
noneHperts who need eHpert results.
The Design AssIstant has two major components; namely
analysis and technology.
fI1D~t1~J~fl~ requires the designer to enter the number of supply
voltages, the operating frequency and so on. The Design Assistant
compiles a list of what is known about a single chip or each chip in a
multiple-chip design. This Information Is passed to a second part which
searches the library for possible equivalent cells end package
Implementations collecting all the information a human eHpert would
need in order to evaluate the range of alternatives.
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The Vc~I1btntDOiD~J file contains the algorithms for estimating
routing, determining which pad sets to use, selecting packages,
estimating power dissipation, assessing sizes of various floor plans,
and ruling out odd chip configurations.
The Design Rsslstont • aids i/ia 05/f designer in making cost 1116
feasitii/ity tradeoffs by protilding feedback on chip size andpLWIei
packaging aIternatii’ei~ reiatii’e cost, and perfonliance “- Douglas
Fairbain, vice president VLSI Technologg at San Jose, Calif.
Rslc designs which require combinations of analog and digital
components have relied on simulation models such as SPICE in
conjuction with simulation sgstems described above. Spice makes a
series of approHimations as the progr m models each individual circuit
component. When Spice looks at an analog circuit It models the
behavior of the devices as If evergthing Is working properig
eliminating the abilitg to identifg Incorrect Input. The program
Indicates when an opprOHimatiOfl converges but this requires dogs or
weeks of computer time for large designs.
Sierra Semiconductor has recentig introduced en analog
behavioral modeling sgstem which uses a Thevenin equivalent
configuration representing compleH combinations of analog circultrg.
Nodes or pins in digital sgstems need to represent a 0, 1, unknown or
tristate condition. Rn analog node, bg contrast, must possess qualities
such as source resistance, load resistance, and continuous values of
voltage and current. Thevenin equivalent blocks allow foster
simulations of ~naIog and digital networks together.
~i~it,I~id~
*The Modular Design Environment Is a proprietry CAD system from LSI Logic Corp.
The Design Assistant is a proprietary CAD system from VLSI Technology Inc.
•The Sierra Simulator Is a proprietary CAD component from Sierra Semiconductor
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~uiweIi~rng d compact disc Into u~ra rniye ~~ie iiitegr~tIufl
would enable monumetal computing abilities without the bulk of the
laser end drive assemblies. This could renovate the audio marketplace
og ene~iing a compiete aigitai euaio sustem to oe contaifleG In a
cassette case.
Further Investigation led to the developement of a mature Idea
with two major stumbling blocks. Over 2 billion bits of Information are
required to digitize en average album. Most eHperts agree that the
levels of memoru Integration will reach 1 bIllion before the turn of the
centurg. The limitations Imposed bU present process technologg will be
I proved b~ direct use of ASICs in the manufacturing environment. The
other problem is that few companies can Incorporate analog end digital
sUstems together, but confidence In new simulation procedures
promise the eHpedIent modeling necesseru to Insure first time success.
\V%I1~1 ~IIBttiiflJLtiiUJthiI






Digital music Is a serial progression of notes constructed from strings of ones and zeroes.
At a stereo sampling rate of 44.1kHz (22.5kHz per channel) with a 12-bit note size:
After perusing mane publications (see reference list), two
competetiLJe companies equipped to design and fabricate
application-specific integrated circuits eKist. These companies have
demonstrated abilities to design end fabricate monolithic
application-specific Integrated circuits In less than one month using
sophisticated user-friendig design tools end state-of-the-art
processing. The Modular Design Environment from [SI Logic and the
Design Assistant from VLSI Technology con integrate compleK computer
sgstems (microprocessor, memorg and logic) onto silicon. Sierra
Semiconductor, has Introduced hardware which can model analog and
digital circuitrg simuloteneoUsig.
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